
50
AT/TSC8x251G2D
4135F–8051–11/06
Figure 12.
External Bus Cycle: Data Read (Page Mode)
Note:
1. The value of this parameter depends on wait states. See
Table 39 and
Table 40.
Figure 13.
External Bus Cycle: Data Write (Page Mode)
Note:
1. The value of this parameter depends on wait states. See
Table 39 and
Table 40.
AC Characteristics - Real-Time Synchronous Wait State
Definition of Symbols
Table 41.
Real-Time Synchronous Wait Timing Symbol Definitions
TAVDV2
(1)
TAVDV1
(1)
TLLAX
TRHAX
TRHDX
TRHDZ2
TAVLL
(1)
TAVRL(1)
P0/A16/A17
P2
RD#/PSEN#
ALE
TLHLL(1)
TRLRH(1)
TLHAX
(1)
Data In
A7:0/A16/A17
TRLAZ
TLLRL(1)
TRHLH2
TRLDV(1)
D7:0
A15:8
TWHLH
TAVWL2(1)
TAVWL1(1)
TLHAX
(1)
TLLAX
TWHQX
TWHAX
P0/A16/A17
P2
WR#
ALE
TLHLL(1)
TWLWH(1)
Data Out
A7:0/A16/A17
TAVLL(1)
TQVWH
A15:8
D7:0
Signals
Conditions
C
WCLK
L
Low
R
RD#/PSEN#
V
Valid
W
WR#
X
No Longer Valid
YWAIT#